RISCV RISCV
Home Home
  • RISC-V Specifications
Hardware
    • Advanced Interrupt Architecture
      • Contributors
      • Preface
      • Copyright
      • Introduction
      • Chapter 1. CSRs Added to Harts
      • Chapter 2. Incoming MSI Controller (IMSIC)
      • Chapter 3. Advanced PLIC (APLIC)
      • Chapter 4. Interrupts for Machine and Supervisor Levels
      • Chapter 5. Interrupts for Virtual Machines (VS Level)
      • Chapter 6. Interprocessor Interrupts (IPIs)
      • Chapter 7. IOMMU Support for MSIs to Virtual Machines
    • IOMMU
      • Copyright and License Information
      • Contributors
      • Preface
      • Introduction
      • Chapter 1. Data Structures
      • Chapter 2. In-memory Queue Interface
      • Chapter 3. Debug Support
      • Chapter 4. Memory-mapped Register Interface
      • Chapter 5. Software Guidelines
      • Chapter 6. Hardware Guidelines
      • Chapter 7. IOMMU Extensions
      • Chapter 8. Bibliography
    • Platform-Level Interrupt Controller
      • Changelog
      • Copyright and license
      • Contributors
      • Introduction
      • Chapter 1. RISC-V PLIC Operation Parameters
      • Chapter 2. Memory Map
      • Chapter 3. Interrupt Priorities
      • Chapter 4. Interrupt Pending Bits
      • Chapter 5. Interrupt Enables
      • Chapter 6. Priority Thresholds
      • Chapter 7. Interrupt Claim Process
      • Chapter 8. Interrupt Completion
    • Server SoC
      • Copyright and License
      • Contributors
      • Introduction
      • Chapter 1. Server SoC Requirements
      • Chapter 2. Bibliography
Report a Problem GitHub Project More Details Download PDF
  • RISC-V Specifications
  • Hardware Overview
  • Advanced Interrupt Architecture

Contributors

Contributors

Contributors to all versions of this specification in alphabetical order (please contact the editor to suggest corrections): Krste Asanović, Paul Donahue, Greg Favor, John Hauser, James Kenney, David Kruckemyer, Shubu Mukherjee, Stefan O’Rear, Vernon Pang, Anup Patel, Josh Scheid, Ved Shanbhogue, and Andrew Waterman.

Advanced Interrupt Architecture Preface
riscv.org Technical Hub Code of Conduct Privacy Policy Join RISC-V

Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.